A CMOS Low Power PLL Designed in Transistor Level with Transmission Gate VCO and Dynamic PFD

• 用传输门VCO和动态PFD设计低功耗CMOS琐相环(英文)